

SPECIFICATION

PRINTED BOARD UNIT AND ELECTRONIC APPARATUS

5 FIELD OF THE INVENTION

 The present invention relates to printed board units, and more particularly, to an inner structure of an information processing device, such as a multiprocessor device, to which a memory board unit is mounted.

 As Internet use has rapidly increased in recent years, the quantity of electronic commercial transactions has also rapidly increased. In electronic commercial transactions, various kinds of information are exchanged with the general public through the Internet. Therefore, servers that can perform high-speed information processing are required.

 A server has a multiprocessor device and a power source unit incorporated into a rack, for example. The multiprocessor device includes CPU units that perform information processing, and memory assemblies that store information. Each of the memory assemblies includes a memory board unit. The memory board unit has memory boards arranged on a daughter board. Each of the memory boards has memories mounted on a circuit board.

 The rack has a width, a depth, and a height that are specified in the industry. Therefore, the multiprocessor device and the power source unit should each have an exterior size that can be accommodated in the rack.

 So as to process information at a higher speed, each CPU unit has an improved performance. As the performance of each PCU unit has improved, each memory assembly is required to have a larger memory capacity.

With the external size of the multiprocessor device being taken into account, however, the size of each memory assembly is required not to increase. Also, the production cost of each memory assembly should not be increased either, when it is put on the market.

BACKGROUND OF THE INVENTION

FIG. 1 illustrates a conventional memory assembly 10. The memory assembly 10 has a memory board unit 20 that stands on a mother board 11 and is connected to the mother board 11 with a connector device 30. The memory assembly 10 also has a crossbar chip device 40 that is flip-chip mounted onto the mother board 11. The memory board unit 20 has memory boards 22 that are arranged on a daughter board 23 and are connected to the daughter board 23 with a connector device 24. Each of the memory boards 22 has memories 21 mounted on a circuit board. The lower end of the daughter board 23 stands on the mother board 11 and is connected to the mother board 11 with the connector device 30. The memory boards 22 horizontally protrude from the daughter board 23. The crossbar chip device 40 is located below the memory boards 22.

The memory assembly 10 has a width of W and a height of H . Hereinafter, W will be used as a unit width, and H will be used as a unit height.

FIG. 2 illustrates a memory assembly 10A that is a conventional example having an increased memory capacity. The memory assembly 10A is formed by adding another memory board unit 20 to the memory assembly 10 shown in FIG. 1.

This memory assembly 10A has a width of $2 \times W$, which is twice as wide as the conventional memory assembly 10 having the width of W . With such a structure, it is necessary to increase the depth

of each multiprocessor device, and it is difficult to put such a multiprocessor device on the market.

FIG. 3 illustrates a memory assembly 10B that is another conventional example having an increased memory capacity. The memory assembly 10B includes a memory board unit 20B. This memory board unit 20B has a daughter board 23B that is 1.5 times as tall as the daughter board 23 shown in FIG. 1. Memory boards 22 are mounted to the daughter board 23B. The number of memory boards 22 mounted to the daughter board 22B is twice as large as the number of memory boards 22 contained in the memory assembly 10 shown in FIG. 1.

The memory assembly 10B maintains the width of W.

As the number of memory boards 22 mounted to the daughter board 22B is doubled, a connector device 30B needs to have an increased number of terminals. A ready-made connector cannot serve as the connector device 30B, and a specially designed connector needs to be prepared. As a result, the production cost of the memory assembly 10B increases.

DISCLOSURE OF THE INVENTION

With the above disadvantages being taken into consideration, the principal object of the present invention is to provide a printed board unit that has an increased memory capacity, without an increase of space and a specially designed connector device.

The above object of the present invention is achieved by a printed board unit that has a first board unit and a second board unit facing each other and mounted onto a mother board with a connector device. In this structure, the memory mounting boards of the first board unit are located at a height different from the memory mounting boards of

the second board unit. When seen from the top of each daughter board, the memory mounting boards of the first board unit overlap with the memory mounting boards of the second board unit, and face the memory mounting boards of the second board unit.

As the memory mounting boards of the first board unit face the memory mounting boards of the second board unit, and vice versa, the distance between the daughter board of the first board unit and the daughter board of the second board unit is short and does not cause an increase of space.

Since the number of memory mounting boards in the first board unit and the number of memory mounting boards in the second board unit are the same as the number of memory mounting boards in a conventional board unit, the number of connector terminals in each of the first and second board units is also the same as the number of connector terminals in the conventional board unit. Accordingly, a standard connector device can be employed.

As the memory mounting boards of the first board unit overlap with the memory mounting boards of the second board unit and are located at a different height from the memory mounting boards of the second board unit, the board unit having the memory mounting boards located on the upper side can be pulled out while the other board unit remains connected onto the mother board with a connector. Accordingly, the maintenance unit memory capacity does not increase, and the decrease of the memory capacity caused at a time of maintenance is smaller in a multiprocessor device. Thus, the possibility of trouble in server operations can be reduced.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 illustrates a conventional memory

assembly;

FIG. 2 illustrates an example of a conventional memory assembly having an increased memory capacity;

5 FIG. 3 illustrates another example of a conventional memory assembly having an increased memory capacity;

10 FIG. 4 schematically illustrates a memory assembly of a first embodiment of the present invention;

FIG. 5 is a perspective view of the memory assembly of the first embodiment of the present invention;

15 FIG. 6 is an exploded perspective view of the memory assembly of FIG. 5;

FIG. 7 is a perspective view of the first and second board units, seen from a different side from those of FIG. 6;

20 FIG. 8 is a perspective view of a multiprocessor device that includes memory assemblies of the first embodiment of the present invention;

25 FIG. 9 is a perspective view of a memory assembly of a second embodiment of the present invention; and

FIG. 10 schematically illustrates a memory assembly of a third embodiment of the present invention.

30 DESCRIPTION OF THE PREFERRED EMBODIMENTS

The following is a description of preferred embodiments of the present invention, with reference to the accompanying drawings.
(First Embodiment)

35 FIGS. 5 and 6 illustrate a memory assembly
50 of a first embodiment of the present invention.
FIG. 4 schematically illustrates the memory assembly

shown in FIG. 5.

The memory assembly 50 includes a mother board 60, a first board unit 70-1 and a second board unit 70-2 that stand from the mother board 60 and are separated from each other by a length of W in the direction of Y1-Y2, and a crossbar IC chip package 90. The first board unit 70-1 and the second board unit 70-2 are connected to the mother board 60 with daughter-board connecting devices 100-1 and 100-2. The daughter-board connecting devices 100-1 and 100-2 are ready-made devices, and include daughter-board female connectors 101-1 and 101-2, and daughter-board male connectors 102-1 and 102-2.

The mother board 60 includes a mother-board main body 61, the daughter-board female connectors 101-1 and 101-2 that are separated from each other by a length of W in the direction of Y1-Y2 on the upper surface of the mother-board main body 61, and the crossbar IC chip package 90 that is mounted between the female connectors 101-1 and 101-2 on the upper surface of the mother-board main body 61. The crossbar IC chip package 90 is flip-chip mounted onto the mother board main body 61 with bumps 91. A heat sink 92 is fixed onto the upper surface of the crossbar IC chip package 90.

The first board unit 70-1 includes a daughter board 71-1 and four memory mounting boards 81-1. As shown in FIGs. 6 and 7, the daughter board 71-1 extends in the vertical direction, and the memory mounting boards 81-1 horizontally protrude from the daughter board 71-1 in a comb-like fashion.

The daughter board 71-1 includes: a daughter-board main body 72-1; the daughter-board male connector 102-1 that is provided at the lower end of the daughter-board main body 72-1; a mounting operation lever 73-1 that is provided at the upper end of the daughter-board main body 72-1; a card

edge connector 74-1 that is mounted on a half area 72-1a at the Z2 side of the daughter-board main body 72-1 and connects the memory mounting boards 81-1 to the daughter-board main body 72-1; terminal
5 resistances 75-1 that prevent signal reflections and are mounted on either surface of the other half area 72-1b at the Z1 side of the daughter-board main body 72-1; and bypass capacitors 76-1 that bypass a dielectric layer in the daughter-board main body 72-
10 1, which has a multi-layer structure. Reference numerals 77-1 and 77-2 indicate electronic parts mounting regions to which the terminal resistances 75-1 and the bypass capacitors 76-1 are mounted.

As shown in FIG. 7, each of the memory
15 mounting boards 81-1 includes a board main body 82-1, and memories 83-1 that are ready-made memories arranged on the board main body 82-1. Terminals 84-1 are arranged at an end 82-1a of the board main body 82-1.

20 Each of memory mounting boards 81-1 has the end 82-1a insert-connected to the card edge connector 74-1. The memory mounting boards 81-1 protrude horizontally from the half area 72-1a at the Z2 side of the vertically standing daughter
25 board 71-1.

The second board unit 70-2 includes a vertically standing daughter board 71-2 and four memory mounting boards 81-2 that horizontally
30 protrude in a comb-like fashion from the Z1-side half of the daughter board 71-2, as shown in FIGs. 6 and 7. The second board unit 70-2 is substantially the same as the first board unit 70-1, except that the memory mounting boards 81-2 are located on the Z1-side half of the daughter board 71-2.

35 The daughter board 71-2 includes: a daughter-board main body 72-2; the daughter-board male connector 102-2 that is provided at the lower

end of the daughter-board main body 72-2; a lever 73-2 that is provided at the upper end of the daughter-board main body 72-2; a card edge connector 74-2 that is mounted to a half area 72-2b at the Z1 side of the daughter-board main body 72-2 and connects the memory mounting boards 81-2 to the daughter-board main body 72-2; terminal resistances 75-2 that are mounted to the inner surface of a half area 72-2a at the Z2 side of the daughter-board main body 72-2 and both of the surfaces near the end on the Z1 side; and bypass capacitors 76-2. Reference numerals 78-1, 78-2, and 78-3 indicate electronic parts mounting regions to which the terminal resistances 75-2 and the bypass capacitors 76-2 are mounted.

Like the memory mounting boards 81-1 shown in FIG. 7, each of the memory mounting boards 81-2 includes a board main body 82-2 and memories 83-2 that are ready-made memories arranged on the board main body 82-2. Terminals 84-2 are also arranged at an end 82-2a of the board main body 82-2.

Each of the memory mounting boards 81-2 has the end 82-2a insert-connected to the card edge connector 74-2. The memory mounting boards 81-2 horizontally protrude from the half area 72-2a at the Z1 side of the vertically standing daughter board 71-2.

Referring now to FIGS. 4 and 5, the structure of the memory assembly 50 will be further described.

The first board unit 70-1 is mounted on the mother board 60, with the daughter-board male connector 102-1 being connected to the daughter-board female connector 101-1. The daughter board 71-1 is perpendicular to the mother board 60. The memory mounting boards 81-1 extend in parallel with the mother board 60.

The second board unit 70-2 is mounted on the mother board 60, with the daughter-board male connector 102-2 being connected to the daughter-board female connector 101-2. The daughter board
5 71-2 is perpendicular to the mother board 60. The memory mounting boards 81-2 extend in parallel with the mother board 60.

The memory mounting boards 81-1 extend toward the daughter board 71-2, and the memory
10 mounting boards 81-2 extend toward the daughter board 71-1.

In the direction of Z1-Z2, the memory mounting boards 81-1 are located on the lower side, and the memory mounting boards 81-2 are located on
15 the upper side. Seen from the Z1 side, the memory mounting boards 81-2 overlap with the memory mounting boards 81-1, and the memory mounting boards 81-1 are located below the memory mounting boards 81-2.

The top ends of the memory mounting boards 81-1 face the electronic parts mounting region 78-1 on the daughter board 71-2. The top ends of the memory mounting boards 81-2 face the electronic parts mounting region 77-1 on the daughter board 71-
20 1.
25

The crossbar IC chip package 90 is located in a space formed under the memory mounting boards 81-1.

Having both the memory mounting boards 81-1 and the memory mounting boards 81-2, the memory
30 assembly 50 has a memory capacity that is twice as large as the memory capacity of a structure having only one board unit.

The memory assembly 50 has a width of W
35 and a height of $1.5 \times H$.

The memory assembly 50 has the following features.

1) The width is W , which is the same as the width of a structure having only one board unit.

As the memory mounting boards 81-1 of the first board unit 71-1 face the memory mounting
5 boards 81-2 of the second board unit 71-2, and vice versa, the distance between the daughter board 72-1 of the first board unit 71-1 and the daughter board 72-2 of the second board unit 71-2 is W , which is also the same as that in a structure having only one
10 board unit. Therefore, it is not necessary to increase the width of a multiprocessor into which a plural number of memory assemblies 50 are to be incorporated. Thus, a large number of memory assemblies 50 can be incorporated into a
15 multiprocessor of a size that can be accommodated in a rack.

2) Ready-made devices can serve as the daughter-board connector devices 100-1 and 100-2.

The number of the memory mounting boards
20 81-1 of the first board unit 71-1 and the number of the memory mounting boards 81-2 of the second board unit 71-2 are the same as the number of the memory mounting boards of a conventional board unit. Accordingly, the number of terminals in each of the
25 connectors 102-1 and 102-2 of the first and second board units 71-1 and 71-2 is the same as that of a conventional board unit, and standard connector devices can be employed. Thus, the production cost of the memory assembly 50 can be low.

30 3) The maintenance unit memory capacity is the same as that of a conventional board unit, and is not increased.

As the memory mounting boards 81-2 are located above the memory mounting boards 81-1, the
35 second board unit 70-2 can be pulled out, while the first board unit 70-1 remains connected onto the mother board 60 with a connector. Accordingly, the

maintenance unit memory capacity does not increase,
and a multiprocessor has a smaller decrease of
memory capacity at a time of maintenance. Thus,
there is a smaller possibility of trouble in server
5 operations.

4) The assembling can be smoothly
performed.

The first board unit 70-1 is first mounted.
When the second board unit 70-2 is mounted, the
10 memory mounting boards 81-2 do not interfere with
the memory mounting boards 81-1. Thus, the
assembling of the memory assembly 50 can be smoothly
performed.

When the memory assembly 50 is
15 disassembled, the second board unit 70-2 is first
pulled out, and the first board unit 70-1 is then
pulled out. In this manner, the disassembling is
also smoothly performed.

Fig. 8 illustrates a situation in which
20 the above described memory assembly 50 is
incorporated into a multiprocessor device 110.

The multiprocessor device 110 includes a
housing body 111 of a size that can be accommodated
in a rack, and three memory assemblies 50 that are
25 arranged in the direction of Y1-Y2 inside the
housing body 111.

A mother board 112 is provided on the
bottom plate of the housing body 111. A connector
113 is mounted to the Y1 end of the mother board 112.
30 A box-like frame 114 is fixed onto the mother board
112. The frame 114 includes three blocks 115, 116,
and 117, and the memory assembly 50 is incorporated
into each of the blocks 115, 116, and 117.

In Fig. 8, the block 117 has the memory
35 assembly 50 pulled out. The levers 73-1 and 73-2
are rotated to be partially engaged with the frame
114, so that the first board unit 71-1 and the

second board unit 71-2 are pushed down toward the Z2 side and are then mounted. At a time of maintenance, the first board unit 70-1 and the second board unit 70-2 are pulled up toward the Z1 side and are then removed.

The multiprocessor device 110 is moved toward the Y1 side to be accommodated in a rack, and the connector 113 is connected to a connector provided on a back panel fixed to the rack.

(Second Embodiment)

FIG. 9 illustrates a memory assembly 50A of a second embodiment of the present invention.

The memory assembly 50A is the same as the memory assembly 50 shown in FIG. 5, except that memory mounting board holders 120-1 and 120-2 are added. Each of the memory mounting board holders 120-1 and 120-2 is U-shaped. The memory mounting board holders 120-1 and 120-2 are fixed to the daughter boards 71-1 and 71-2, respectively, and cover the memory mounting boards 81-1 and 81-2, respectively. An elastic sheet 121 is interposed between each of the memory mounting board holders 120-1 and 120-2 and the top ends of the memory mounting boards 81-1 and 81-2. With the elastic sheet 121, the top ends of the memory mounting boards 81-1 and 81-2 are elastically held. When receiving shock or vibration, the memory mounting boards 81-1 and 81-2 do not move greatly, and are prevented from falling off.

With this structure, the memory assembly 50A is resistant to shock and vibration.

(Third Embodiment)

FIG. 10 illustrates a memory assembly 50B of a third embodiment of the present invention.

The memory assembly 50B differs from the memory assembly 50 shown in FIG. 5 in a first board unit 70-1B. The daughter board 71-1B of the first

board unit 70-1B is shorter than the daughter board 71-1 shown in FIG. 5, and has a height of H. The top ends of the memory mounting boards 81-2 of the second board unit 70-2 are exposed.

5 In each of the above embodiments, the number of memory mounting boards 81-1 and the number of memory mounting boards 81-2 may be one each.

 Also, other electronic parts may be mounted, instead of the memory mounting boards 81-1
10 and 81-2. The connectors that connect the memory mounting boards 81-1 and 81-2 to the daughter boards 71-1 and 71-2 are not limited to card edge connectors. Also, other types of connector devices may be employed, instead of the daughter-board
15 connector devices 100-1 and 100-2.